ABSTRACT | This work evaluates the features of a gallium arsenide E/D MESFET process in which a 32-bit RISC microprocessor was implemented. The design methodology and architecture of this prototype CPU are described. The performance sensitivity of the microprocessor and other large circuit blocks to di erent process parameters is analyzed, and recommendations for future process features, circuit approaches, and layout styles are made. These recommendations are re ected in the design of a second microprocessor using a more advanced process that achieves much higher density and performance.
Introduction
Since the introduction of GaAs circuits, high-performance digital systems have been considered a major potential application area for III/V technology. As is often the case in advanced technologies, GaAs device and process developers have sometimes emphasized ring oscillator gate delay to the neglect of other characteristics important to VLSI circuits. The focus on gate delay led to overoptimistic predictions of the system-level performance advantage of GaAs over silicon. Early fabrication challenges, limited integration levels, and poor load-driving capability compared to bipolar technologies also hindered the acceptance of GaAs. Only recently has the promise for high-speed VLSI in gallium arsenide begun to be ful lled, with direct-coupled FET logic (DCFL) circuits now being delivered in supercomputers 1, 2, 3, 4], signal processors 5, 6] , and telecommunication systems 7].
In terms of circuit density, exibility, and compatibility with other system components, silicon logic families de nitely have advantages over DCFL. On the other hand, FET processes in GaAs are very simple; few mask levels should lead to low tooling and processing costs, and to good yields. The high electron mobility of GaAs is responsible for the speed of these devices, but equally important is the fact that GaAs achieves its high mobility at low electric elds. This means that good speed can be realized with lower power supply voltages, giving DCFL a good power-delay product compared to other high-speed technologies. Unlike CMOS or BiCMOS, DCFL has small logic swings, so power dissipation is a weaker function of clock frequency. At high clock frequencies, DCFL is more power e cient than CMOS.
Our experience designing GaAs microprocessors has helped both to demonstrate the capabilities of DCFL in large circuits, and to clarify the device and process requirements of compound semiconductors for VLSI. In this paper we present an overview of the design methodology (Section 2), and the architecture (Section 3) of a prototype RISC processor which our group designed to explore these issues. We then discuss the strengths and liabilities of DCFL, through examples of large circuit blocks, including the microprocessor as a whole (Section 4). The performance sensitivity of these circuits to di erent design rules and process parameters is analyzed, and recommendations for future process features, circuit approaches, and layout styles are made. These recommendations are re ected in the design of a second microprocessor using a more advanced E/D MESFET process that achieves much higher density and performance.
Design Methodology
Our microprocessors have been designed with a GaAs circuit compiler 8] which produces layouts that have physical datapaths organized as one would in a handcrafted design, minimizing chip area and total interconnect length compared to standard cell-or array-based methodologies. We enter the design in a mixed behavioral/structural hardware description language (HDL) 9], which is one of several input formats available for the CAD tools. An interface package converts the HDL description into an internal netlist and partitions the design into structural and behavioral blocks. The structural blocks are implemented as datapaths and the behavioral blocks are synthesized and implemented as standard-cells. The tools provide design-rule portability, so that a given design can be evaluated in di erent rule-sets or easily translated into a newer process.
Use of synthesized layout methods usually represents some compromise, but there is an opportunity with these CAD tools to actually improve the speed of VLSI designs over that of hand crafted methods. Because these tools quickly implement physical layout and accurately identify the critical paths, it is practical to modify the design and recompile to meet performance goals. The routers support multilevel interconnect, variable width signal routing, multiphase clock distribution, ground planes, and automatic power-rail sizing for IR drop and electromigration. The analysis capability includes a static timing analyzer which handles both single-phase and two-phase clocks, and delay calculations that include interconnect RC delay. The CAD tools now include automatic performance-driven placement and bu er-sizing, which we expect to further improve speed and power dissipation in our next generation of chips. Such tools should have a signi cant enabling e ect on the digital GaAs area. The fact that our processors have been designed by four or ve graduate students in less than six months, including much work on the CAD tools, underscores the power of the design methodology. 
Microprocessor Architecture
Knowing that advanced design automation tools would leverage the whole project, we initially focused resources on developing the CAD environment for GaAs described above. Our rst CPU was designed to drive the development of these tools, and at the same time yield performance statistics on major circuit blocks. It was demonstrated only on a digital tester. The block diagram of Fig. 1 shows that this processor is a minimal RISC implementation, consisting of a 3-port register le, an arithmetic-logic unit, an instructiondecode/control section, a program counter section, and the necessary latches and multiplexors to implement a 5-stage pipeline, such as is used in several of the common RISC architectures 11]. The pipeline stages (see Fig. 2 ) are instruction fetch (I), register le access (R), ALU (A), data cache read / write (D), and register le write-back (W). A set of 29 instructions was selected for execution in this CPU: full-word load and store, 10 3-operand ALU operations, 8 immediate instructions, and 9 of the branch and jump instructions.
In the design of this CPU, we considered the strengths and limitations of DCFL technology not only in circuit design, but also at the architectural level 10]. The architecture was based on a commercial instruction set architecture 11], but many changes were made to better t GaAs DCFL 12] . For example: gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg Shared memory data and address buses were separated. A GaAs CPU needs all of the bus bandwidth for just the instruction cache. The single-level cache was changed to a two-level system with a direct-mapped primary cache 13, 14] . Integer multiply and divide functions were pushed into the oating-point accelerator (which has a parallel multiplier) to better utilize transistor resources; this improves performance. Byte operations were not implemented; this allows the use of simple word-based SRAMs without requiring a read-modify-write operation. And the data format option (big or little endian) was dropped; this is not a commercial processor, so compatibility is not an issue.
In addition, some features included in our more recent versions were eliminated to simplify the hardware in this rst CPU: shifting, traps, system calls and cache control.
Although the chip was not optimized for speed, signi cant e ort was spent on two elements of the chip, the adder and the register le, which were expected to be on the critical path. The register le latch uses a 6-transistor RAM cell for data storage. A conservative register le readout design was chosen based on multiplexors, rather than a denser sense ampli er design. Using multiplexors minimized the design risk by keeping the entire register le readout in the digital domain. The 32 registers are selected using a 3-deep multiplexor tree. The rst level of the tree selects between 4 latches using the 2 low-order bits of the register address. The next level of the tree selects between 4 rst level muxes using the next 2 bits of the address. Finally, the register le output is selected using a 2-input multiplexor and the nal bit of the register address. A register le write is performed by decoding the write address into 31 write lines, one for each address. Register 0 is hardwired to always contain 0.
The adder design is based on the approach developed by Ling 15] to take advantage of the wire-OR capability of ECL. The Ling adder carry signal is easier to generate and simpler to propagate than that of conventional adders 16]; this bene t also accrues in a GaAs DCFL implementation. The simpler carry is not without cost, however; the sum logic becomes more complicated. The added complexity in the sum generation can be hidden using a carry select method. In our implementation, the rst level carry signals are generated in 3-bit groups rather than the typical 4-bit groups because of the limited fan-in capability of the DCFL gates. The second level carry signals are calculated in groups of 9 except for the highest-order group, which looks over 6 bits. Such an adder has 10 levels of logic, compared to 14 levels in a conventional 4-bit CLA approach.
The control consists of separate blocks for each of the ve pipeline stages. A behavioral description for each of these blocks was translated into the CAD tools for logic synthesis 8]. The tools create an optimized multilevel gate representation using a technology-speci c library 17] to generate the corresponding layout. In this case, the circuit is implemented in NOR-only DCFL logic, with fan-in typically limited to 4 (in one case it was as high as 7), and a maximum fan-out of 10. The number of transistors in the control is 1840, and the density is 954 transistors/mm 2 .
The MESFET's Schottky-diode gates and high source resistance can cause an overdriving condition when a large DCFL bu er is used to achieve a short delay with a highly capacitive load. A large current is needed to charge the line quickly, but it may be too large for the static current sinking capability of the gates on the line. In extreme cases, gate current ows not only through the source, but also out the drain, increasing the output voltage to a logic one, when a logic zero was desired. Large bu ers on this chip, such as those driving clocks and datapath control signals, had diode clamps at their outputs to avoid overdriving the gates on these lines. This approach is expensive in terms of power, but the power dissipation is virtually independent of frequency. (Superbu ers are used instead in our recent designs. They are more power e cient, but they do make power dissipation a stronger function of frequency.) The interconnect loading and number of loads on the multilevel clock distribution tree were optimized manually.
A oorplan and photomicrograph of the CPU are shown in Figs. 3 and 4 . This 60,500-transistor circuit was implemented in a process having a 1.2-m drawn (0.8-m e ective) gate length. The chip was packaged in a 344-pin package which required a frame size of 12.2 x 7.9 mm. It uses 172 signal and 108 power pins, and dissipates 11 watts.
The CPU was found to have one human design error (an instance of misapplied source follower bu ers) which disables some output pins. This problem was discovered shortly after the design was submitted for fabrication; fortunately, the scan chain allowed testing of the chip despite the error. There was also a bonding problem which made the scan chain invaluable. The chip was otherwise fully functional, and had a packaged yield on 24 prototypes of 16.7%.
Extensive functional testing was done on the register le 18]. Table 1 summarizes the results of these tests. Using asymmetrical clocks, the four fully functional register les had cycle times (a write followed by a read) of 6.4 to 6.7 nS. This chip did not include predecoding of instructions, so these times include both instruction decode and read/write access times.
While the circuit topology for the 32-bit adder was optimized, in this rst version of the CPU, bu ers were not sized optimally. ALU functionality was tested on 12 chips, including all four chips that passed the register le test. Of these, six ALUs were fully functional and had propagation delays of 6.2 to 8.0 nS, with the average time being 7.25 nS. Again, the instruction decode time accounts for some of this delay. The best chip overall (register le and ALU on the same chip with the same clock schedule for both blocks) operates at 137 MHz. This does not necessarily mean that all of the other circuitry on the chip would run at this speed. The bonding problems prevented speed tests of branch instructions, which we believe would have limited the speed. On the other hand, with a larger sample of parts, one could expect to nd chips on which both the register le and ALU are fast.
Process Analysis
Because of its simplicity, the ring oscillator is often used as a performance monitor during process development. Although ring oscillators do provide valuable information, ring oscillator data must be used with caution to avoid overestimating the system level performance that can be achieved. To demonstrate this e ect, we performed SPICE simulations of ring oscillators in two di erent GaAs DCFL processes. Each process was simulated with three di erent loads: one driven gate, four driven gates, and four driven gates plus 3 mm of on-chip interconnect. The results (Fig. 5) demonstrate that in this case, lightly-loaded ring oscillator speeds can be deceptive. While the ratio of gate delays is 1.7:1 with a light load, in more realistic circuits where a gate drives multiple loads and interconnect, the ratio of delays is 1.1:1. Though the speed advantage in terms of gate delay is constant, because the slopes of delay vs. load are similar, the ratio of loaded delays is much smaller.
Intrinsic transistor switching time is certainly important for high-performance digital circuits, but overemphasis on this parameter can obscure other features of a technology which will determine its viability. All of the parameters of a semiconductor process are interdependent, and device and logic family characteristics are intimately related. Among the important features of a digital circuit process are integration level, yield, power dissipation, noise margins, interconnectability, load-driving characteristics, and availability of design automation tools. One would like to optimize every desirable parameter, but the parameters often present con icts (such as speed vs. noise margin) that require tradeo s to be made. Many of the parameters in this optimization have minimum requirements, though, below which digital circuits will not be competitive, no matter how attractive other features, such as switching speed, may be.
Integration Level
The rst issue to be considered is integration level. The`package delay' associated with getting signals through an output bu er, o -chip interconnect, and an input bu er can account for a large percentage of the clock cycle time in high-performance systems, even when the most advanced packaging is used. For example, Kayssi's 19] simulations of our microprocessor, ip-chip mounted on a multichip-module (MCM) with a 4-K word instruction cache, show that the MCM delay is 45% of the total clock cycle. When the cache size is increased to 8-K words, the clock period must be lengthened, and the MCM delay increases to 55% of the clock cycle. These percentages would be even higher with other packaging schemes. The package delay means that a slower technology which has high enough integration levels to keep the critical path on one chip can outperform a faster technology which has to have chip-crossings in the critical path. Pipelining, advanced packaging schemes, and judicious partitioning can partially ameliorate the problem. Integration level, in turn (see Fig. 6 ), is dependent on yield, power dissipation, logic style e ciency, active device area, and interconnect density. Yield is a function of material defect density, process complexity, and other factors which in uence the level of parameter control that can be maintained. For applications which require air cooling, power dissipation becomes the integration-limiting parameter for many highspeed technologies. Because of the variation in transistor e ciency from one logic family to another, a true comparison of integration level between technologies would have to be done at the functional level. For example, though DCFL has only n + 1 transistors per gate compared to 2n transistors in a complementary CMOS gate, we have found in analyzing many random logic blocks such as control circuits for the microprocessor pipeline stages, that DCFL typically requires 2/3 more gates (and logic levels) per function because it has low fan-in and fan-out, requires more bu ering, provides only limited use of pass gates, and does not support complex gates or dynamic circuits.
The area occupied by active devices is a function of all of the design rules. Transistor area (the result of gate, source/drain, contact, and isolation design rules) is of prime importance in determining the density of RAMs, but it is less important than interconnect dimensions in determining the size of logic circuits composed of datapaths and random logic. This is illustrated in Table 2 , a comparison of 8 8 Boothencoded array multipliers implemented as datapaths by our CAD tools in three DCFL processes, which have drawn gate lengths in the ratio shown. To make the results re ect di erences in design rules, rather than number of interconnect layers, all of these circuits were routed in gate metal plus 3 interconnect levels, but with ground distributed on the top routing level instead of on the fourth level of metal available in two of the processes. As seen in the table, layout area is a much stronger function of interconnect dimensions than of gate length. Even more striking is the di erence in total routing area, which directly a ects interconnect capacitance.
Interconnect
The importance of interconnect in a VLSI process cannot be overstated. The switching delay, , for any logic family, is related to the amount of charge at the output of a logic gate that must be supplied or removed to change states, and to the current available to e ect this change of state: / C V=I. Sensitivity to parasitic loading varies with process and logic family. In any FET technology, this is the dominant delay mechanism; it calls for small logic swings, high transconductance, and low-capacitance loads. Most of the capacitive load comes from interconnect. Of primary importance is keeping the circuit area as small as possible to minimize wire length; this reduces both parasitic capacitance and time-of-ight for signals. Routing capacitance is minimized by using enough levels of interconnect, narrower lines, larger separation between interconnect layers, and lower dielectric-constant insulators. The e ect of narrowing the separation between lines is not immediately obvious; while it reduces the circuit area, it does increase horizontal line-to-line capacitance. However, the total-routing-area data shown in Table 2 makes a strong case for reducing interconnect spacing to the fabrication limits.
Design methodology also has a major e ect on interconnect capacitance. Because of the di culty of designing full-custom GaAs (compared to CMOS), the most common design method for large digital circuits has become the gate array, which shields the designer from many of the unpleasant details of DCFL design. Unfortunately, in doing so, it gives up much of the speed advantage of GaAs. Average interconnect length in gate arrays is several times that in an equivalent custom design, signi cantly increasing the capacitive load. Because FETs have comparatively low transconductance, increased load slows propagation times signi cantly. Furthermore, gate arrays o er only coarse sizing of gates to match their loads. To help quantify the e ciency of di erent design methodologies, we mapped the 8 8 array multiplier of Table 2 onto a sea-of-gates array provided by one of the three foundries; 100% gate utilization was assumed. The full implementation with our GaAs circuit compiler occupies only 63% of the area taken by the raw gates required in the array. Realistic cell utilization in the array would amplify this di erence signi cantly.
Using the microprocessor design as a benchmark, we were able to evaluate the features of DCFL processes 20]. The importance of minimizing interconnect capacitance is illustrated by Figs. 7, 8 and 9 , which show the e ects of reducing unloaded gate delay or capacitive loading on three critical paths in our microprocessor. The logic paths in these plots are from the branch logic, adder, and register le. The sensitivities to these e ects vary among the paths simulated, but the plots show clearly that performance is dominated by interconnect loading, and therefore, reducing interconnect capacitance would be as e ective at increasing circuit speed as would reducing intrinsic gate delay. The closest results are for the branch logic, where a 50% reduction in capacitance has a 40% greater e ect than a similar reduction in unloaded gate delay. The biggest di erence is in the register le, where capacitance reduction has a 248% greater e ect.
The importance of having enough layers of interconnect merits further illustration. The CPU described above was implemented in a 3-metal process. A second version of the CPU has been implemented in a process having four levels of metal and 0.6-m e ective channel-length; this CPU includes more functionality than the rst version, and more e ort was expended optimizing it for speed 21]. Table 3 shows the improvement in density which we have achieved in moving from the 3-metal to 4-metal process. In the 4-metal process, we use Gate Metal and Metal 1 for wiring inside of leaf cells, and Metal 1, 2, and 3 for datapaths, standard cell blocks, and global routing. Metal 4 is a ground plane, and V dd is distributed on Metal 3. Of course, geometric design rule changes between the processes and other factors, noted below, also a ect the density. The control blocks are di erent circuits (bypass logic in one case and stall logic in the other), but they are about the same size, and both are implemented in standard cells using the same logic synthesis tool 8]. The register les in Table 3 are both 32-word 32-bit, three-port, tree-decoded, pass-gate latch implementations, which di er only in bu ering.
The density numbers for the CPUs include all of the unoccupied space in the pad frame | there is actually more of it in the 4-metal version. Some of the increase in density is due to the inclusion of additional memory structures for a small on-chip instruction cache on the 4-metal CPU. But aside from this, the 4-metal version of the CPU is still about 2.4 times denser. Analysis of the density in these processes is facilitated by the CAD tools, which allow e cient implementation of circuits using various combinations of the process features. We found that half of the improvement is due to the additional interconnect Table 4 : E ect of reducing leakage currents on area of 1K 8 SRAM.
layer; improved circuit structures and layout techniques incorporated into our newer CAD tools account for another 35%; and the remaining 15% of improvement results from smaller line widths in the newer process.
Adding too many wiring layers would result in diminishing improvement in density. Large DCFL circuits need more interconnect layers, though, than CMOS because one layer is used as a ground plane.
Memory-Related Issues
To avoid the chip-crossing delay mentioned above, many digital systems will require embedded memory. Our own GaAs SRAM work is leading toward on-chip primary cache. Memory must be dense and power e cient if it is to be embedded. The need to integrate memory with large logic circuits adds to the list of process requirements in a technology for digital circuits.
For example, in SRAMs, chip size and power are strong functions of leakage current. Though much less attention has been focused on minimizing leakage currents than on increasing transconductance, leakage currents are as important to performance. If too many memory cells are connected to a bit line, the leakage current through the pass transistors connected to unselected memory cells (about 100nA/bit) could corrupt the data of a selected memory cell (about 20 A). The total leakage on a bit-line should be an order of magnitude smaller than the active current, so the number of bits that can be safely connected to a column is limited to 32. This constraint requires that a signi cant portion of the total RAM area be devoted to sense ampli ers and write circuitry 22]. Table 4 shows how SRAM area would decrease if leakage currents could be reduced to allow more memory cells per column, thereby amortizing the column support circuitry over more bits. As can be seen, for this design at 32 bits/column only 70.6% of the total chip area is consumed by the memory cells. A reduction in leakage current by 1 order of magnitude would increase the percentage of area occupied by the memory cells to 92% of the total area.
In any technology, the pullup of a static RAM cell should provide just enough current to o set the leakage current of the pulldown devices. (Leakage currents, therefore, also set the lower limit for cell power.) In conventional GaAs DCFL processes, long, minimum-width depletion transistors are used to keep this current small. The characteristics of these devices present an area/power tradeo . For example, in our SRAM, the highest impedance standard-threshold depletion transistor that ts in a 400 m 2 cell provides much more current than is needed to o set the leakage currents. As the area of the cell is decreased, the pullup length must be decreased, increasing the power. Figure 10 shows the e ect of varying the pullup length (cell size) on power dissipation. This plot includes curves for a digital process pullup transistor, a more positive-threshold depletion transistor, and a resistor load. The load curve for resistors was constructed assuming they could be located above the remaining 4 transistors, adding no additional area. As seen in the gure, resistor loads are invaluable to SRAM designs. device switching speed. Embedded memory will be necessary in the highest-performance systems, so digital processes need to provide memory-speci c features.
Our experience designing and testing large digital circuits and implementing layout generators which support various GaAs processes has helped clarify the size, power, and system performance dependencies on device and process characteristics.
